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Abstract 
The increasing demand for the high fidelity portable devices has laid emphasis on the development of low power and 
high performance systems. In the next generation processors, the low power design has to be incorporated into 
fundamental computation units, such as adders and multipliers. In this paper SERF and Modified SERF full adder 
topologies are presented. The analysis of Power, Delay, Power Delay Product (PDP) optimization characteristics of 
SERF Adder is designed. In order to achieve optimal power savings at smaller geometry sizes, proposed a heuristic 
approach known as Modified SERF adder model. The proposed Modified SERF adder model consumed the least 
power compare to SERF Adder with no deterioration in performance. Taken together, the results suggest that the 
Modified SERF Adder is well suited for ultra low power design and fast computation at smaller geometry sizes. 
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1. Introduction 
With the rapid development of portable digital applications, the demand for increasing speed, 
compact implementation, and low power dissipation triggers numerous research efforts [1]-[3]. The role 
of power dissipation in VLSI systems is pervasive. For high performance design, power dissipation can 
be the limiting factor to clock speed and circuit density because of the inability to get power to circuits or 
to remove the heat that they generate. For portable information systems, power dissipation has a direct 
bearing on size, weight, cost, and battery life. Consequently, power dissipation is becoming widely 
recognized as a top-priority issue for VLSI circuit design. The challenge facing the VLSI designer is to 
find and effectively apply circuit techniques that can balance the needs for performance with those of 
power dissipation [4]. Therefore ultra low power circuits design becomes the major candidates for 
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portable applications. One common technique for reducing power is power supply scaling. For CMOS 
circuits the cost of lower supply voltage is lower performance. Scaling the threshold voltage can limit this 
performance loss somewhat but results in increased leakages [5]. Other techniques used in low power 
design include clock gating and dynamic voltage/frequency scaling [6], [7]. 
Subthreshold circuit design involves scaling the supply voltage below the threshold voltage, 
where load capacitances are charged/discharged by subthreshold leakage currents. Leakage currents are 
orders of magnitude lower than drain currents in the strong inversion regime, so there is a significant limit 
on the maximum performance of subthreshold circuits. Therefore, traditionally, subthreshold circuits 
have been used for applications which require ultra-low power dissipation, with low-to moderate circuit 
performance [8].The 1-Bit Full adder design is one of the most critical components of a processor that 
determines its throughput, as it is used in ALU, the floating point unit, and address generation in case of 
cache or memory accesses [8]. A variety of full adders have been reported in [9]-[12]. One of the most 
well known full adders is the standard CMOS full adder that uses 28 transistors as shown in Fig.1.  
 
 
 
 
 
 
Fig.1. Conventional 28-Transistor Full Adder 
In [10] the sense energy recovery full adder (SERF) is presented. The topology of this circuit is 
shown in Figure.2 which requires only 10 transistors to implement a full adder. In the next section the 
drawbacks of these SERF based circuits are described. In this paper the SERF and Modified SERF Adder 
techniques are presented. The multi threshold technique is used to improve the operation of the SERF full 
adder design. The rest of the paper is organized as follows: In section 2, we briefly describe the previous 
works on full adder design. Section 3 presents new full adder design. In Section 4 and 5, the simulation 
setup and simulation results are presented and discussed. Section 6 is the conclusion. 
2. SERF Adder Model 
SERF design uses only 10 transistors to implement a full adder.This circuit operates well at 
higher supply voltages, but if the supplyvoltage is scaled to voltages lower than 0.3V, this circuit fails 
towork.Table 1 shows the SERF operation with different input signals. As itcan be seen, the SERF adder 
(Figure.2) is confronted with seriousproblems especially at lower supply voltages. Assume that one of 
thetwo input vectors ABCin=“110” and “111” are applied. As seen from Figure.2, when A=1 and B=1, 
the F node voltage is Vdd-Vth. Now ifCin=0 then Cout will be equal to Vdd-2Vth and the Sum signal 
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isgoing to zero driven by a MOS transistor with its gate connected to  Vdd-Vth.  When Cin=1, Cout is 
connected to VDD (may be lower) and the SUM signal will go to Vdd-Vth. Another problem with this 
design is when the floating node is connected to 0 (A=0, B=1 or A=1,B=0).When Cin is “1”, Cout is 
charged to Vdd, but when Cin=0, Coutmust be discharged to ground using a PMOS pass transistor 
thatcannot fully discharge the output. In this case, Cout is discharged toVtp which is higher than Vtn. 
This problem is intensified if the circuitworks at subthreshold voltage. If A is at logic “1”, some current 
leaksto the Cout node which makes Cout to increase even more than Vtpin some cases depending on the 
sizing of the pass transistors. In thiscase the Sum value is dependent on the Cin state, for instance, if Cin 
is “1”, the Sum output is going to Vdd-Vth which is a problem insubthreshold region. 
Table 1. Truth Table of SERF Adder Design 
A B C Sum Carry 
0 0 0 Sum 0 
0 0 1 Vdd-Vth ≈0 
0 1 0 1 Vtp 
0 1 1 0 1 
1 0 0 1 >Vtp 
1 0 1 0 1 
1 1 0 
Power Consuming 
(fig.3) Causes 
Failure 
Vdd-2Vth 
1 1 1 >Vdd-2Vth Vdd-Vth 
 
The most important problem with SERF full adder is in the casewhen A=1, B=1 and Cin=0. In 
this case as mentioned before theoutput signal reaches VDD. Simulation results show that atVDD=0.3V, 
the output signal is rising only to 0.1V which is not highenough to change the state of the next stage. To 
eliminate theseproblems a new topology must be introduced. This limitation also causes a constraint for 
lowering the supply voltage. For instance, tohave a correct output for SUM it seems that the supply 
voltage cannotbe lowered more than VDD/2+2Vtn indicating that the supply voltagemust be higher than 
VDD/2+0.28v in a 65nm CMOS technology. However this limit depends on the circuit design topology 
and alsothe sizing and the device types that are employed. To mitigate thisproblem, the gates of PT for 
Cout signal must be connected to VDDduring the challenging state (A=B=1, Cin=0). Then the supply 
voltagemay be reduced to as low as Vdd/2+Vth which is estimated to beVdd/2+0.14. For example when 
VDD=0.3, in worst case Cout willthen be Vdd- Vth=0.16V, which can be used as a high logic.  
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Fig 2. SERF Adder     Fig 3.  Equivalent ABCin= “110” 
 
Inaddition the NMOS pass transistor may be upsized to further lower the supply voltage. It seems to be 
possible to lower supply voltage to0.25V.In A=1, B=1, and Cin=0, the equivalent circuit for SUM signal 
isshown in Figure 3.As it can be seen, we cannot decide exactly the state of the output, because, in this 
case, two PMOS devices and also theNMOS transistors are ON, then the output state is roughly 
dependanton the transistor. As a consequence the circuit fails to evaluatecorrectly in some cases. 
3. Modified SERF Adder 
To modify the SERF full adder for different inputs, we add an extra circuit to the SERF adder as 
shown in Figure 4. By adding this circuit to the SERF, the F node voltage for input vectors 
ABCin=(“110”, “111”), is connected to VDD, which increases the output by Vth, so we can scale the 
supply voltage to Vtn+Vtp that is estimated to be lower than 0.3V instead of 0.45V for SERF full adder. 
 
 
 
 
 
 
 
 
 
 
 
 
        Fig 4.Modified SERF Adder 
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4. Simulation Setup 
The functionality of each of the circuits designed was verified using simulation. The schematics 
were designed DSCH3.0 schematic editor and layouts implemented using MICROWIND3.0 layout 
editor.  All the adders were analyzed for power consumption, delay and PDP. To yield appropriate 
results, we have added CMOS inverters at the input and output. While measuring the power and delays, 
have taken only the input driver into consideration and ignored the output buffer. The power dissipated in 
CMOS digital circuits is given by Equation (1). 
ddleakddscdd VIVIfCVP
2          (1) 
Where C is the load capacitance, is the switching activity,  f  is the clock frequency, Vddis the supply 
voltage of the system, Isc is the short circuit current and Ileak is the leakage current of the circuit. The 
delay measurements for each of the multipliers were averaged for 25 simulation runs and always the 
worst case delay was taken into consideration. The Effective gate length, Gate oxide thickness, Threshold 
voltage, Drain Source parasitic resistance are the important parameter in low power design. The 
technology models (180 nm, 120 nm, 65 nm, and 32 nm) are used for simulations. 
5. Simulation Resuts 
In this section, performance measurement of SERF and Modified SERF Adders has been compared. 
The design constraints were the same for all the adders. Though low power is the objective of our design, 
we wanted to measure the delay and power of these circuits, as they are indicators of good performance. 
5.1 Power 
An understanding of the power consumption we use the 180nm, 120nm, 65nm and 32nm CMOS 
standard models for simulation. Also we simulated these circuits to find the lowest supply voltages that 
these circuits are able to work without failure. The results of SERF and Modified SERF full adders are 
tabulated in Table 2. The results shows that the Modified SERF adder consumes least power compare to 
SERF adder. 
Table 2. Power Comparison (µW) 
 
Adder Model 180nm 120nm 65nm 32nm 
       SERF   3.98   2.71 1.56 0.998 
Modified SERF                  3.81   2.55 1.41           0.589 
   
5.2. Delay 
Propagation delay is a measure of the speed performanceof a circuit, even while consuming low power. 
In Table 3, the delay performance characteristics of adders used for our study at 180nm, 120nm, 65nm 
and 32nm technology size are given. Since the result shows that the modified SERF adder has least delay. 
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Table 3. Delay Comparison (p.sec) 
 
 
 
 
5.3. Power Delay Product 
The Power-Delay product is the product of Power consumption and the time delay. The smaller value of 
the Power-Delay product yields the better performance of the design. Since the result shows that the 
Modified SERF adder exploits better than SERF adder. The table 4 shows the PDP comparison. 
 
 
 
 
Table 4. PDP Comparison (x10-18) 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 5. Waveform of SERF adder model 
Adder Model 180nm 120nm 65nm 32nm 
       SERF    859   425   145     78 
Modified SERF                  769   379  118               42 
   
Adder Model 180nm 120nm 65nm 32nm 
       SERF   216 157 93 79 
Modified SERF                 202 149 84               72 
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Fig 6. Waveform of Modified SERF adder model 
6. Conclusion 
This work primarily focused on the design of low power and high performance adder. The Static 
Energy Recovery Full adder (SERF) and ModifiedStatic Energy Recovery Full adders are designed and 
the results are compared. While comparing the results the modified SERF adder consumes less Power, 
Delay and Power Delay Product. So the result shows that the Modified Full adder is suitable for ultra low 
power design techniques at smaller geometry sizes. 
 
References 
[1] N. Weste and K. Eshraghian, “Principles of CMOS digital design” Reading, MA: Addison-Wesley, pp. 304–307. 
[2] A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low- power CMOS digital design,” IEEE J. Solid-State Circuits, 
vol. 27, pp. 473–484,Apr. 1992. D. Radhakrishnan, “Low voltage CMOS full adder cells,” Electronic letters, vol. 35, pp. 
1792-1794, 1999. 
[3] A. P. Chandrakasan and R.W. Brodersen, “Minimizing power consumption in digital CMOS circuits,” Proc. IEEE, Apr. 
1995, vol. 83, No. 4, pp. 498–523. 
[4] W. C. Athas and N. Tzartzanis, “Energy Recovery for Low Power CMOS”, Proc. Of 16th Conference on Advanced 
Research in VLSI, 1995, pp. 415-429. 
[5] Ricardo Gonzalez, Benjamin M. Gordon, and Mark A. Horowitz, “Supply and Threshold Voltage Scaling for Low 
Power CMOS”, IEEE J. Solid-State Circuits, Vol. 32, No. 8, Aug. 1997, pp. 1210-1216. 
[6] Q. Wu, P. Massoud, X. Yu, “Clock-Gating and Its Application to Low Power Design of Sequential Circuits,” Proc. of 
the IEEE Custom Integrated CircuitsConference, 1997, pp. 425-435. 
[7] V. Gutnik, A. Chandrakasan, “Embedded Power Supply for Low-Power DSP,” IEEE Transactions on VLSI Systems, 
Dec. 1997, Vol. 12, pp. 425-435. 
[8] A. Wang, A. P. Chandrakasan, S. V. Kosonocky, “Optimal Supply and Threshold Scaling for Subthreshold CMOS 
Circuits”,  Proc. Of IEEE Computer Society Annual Symposium on VLSI, 2002, pp. 5-9. 
[9] R. Shalem, E. John and L. K . John, “A novel low power energy recovery full adder cell”, Proc. Of the IEEE Great Lakes 
Symposium of VLSI, Feb. 1999, pp. 380-383. 
[10] Yingtao Jiang, Abdulkarim Al-Sheraidah, Yuke Wang, Edwin Sha, and Jin- Gyun Chung, “A Novel Multiplexer-Based 
Low-Power Full Adder”, IEEE Transactions on Circuits and Systems II: Express Briefs, July 2004, Vol. 51, No. 7, , PP. 
345-348. 
[11]  H. T. Bui, A. K. Al-Sheraidah, and Y. Wang, “Design and analysis of 10- transistor full adders using novel XOR-XNOR 
gates,” Proc. Of Int. Conf. on Signal Processing (Wold Computer Congress), Beijing, China, Aug. 2000. 
[12]  Y. Jiang, Y.Wang, and J.Wu, “Comprehensive power Evaluation of Full Adders,” Florida Atlantic Univ., BocaRaton, 
Tech. Rep., 2000.  
